Rolled Silicon 3D Chips Could Shrink Circuits
Researchers at the University of Illinois Urbana-Champaign have developed a method for creating rolled silicon 3D chips using nanoscale membranes. This innovation allows circuits to stretch across three layers of silicon, potentially leading to more compact and efficient semiconductor designs. The work focuses on junctionless transistors, which could pave the way for advanced 3D chip integration.
- ▪The new method utilizes roll-on nanoscale membranes to create 3D chips.
- ▪This technology enables circuits to span across three layers of silicon.
- ▪The research highlights the potential of junctionless transistors in semiconductor design.
Hacker News (Newest) files mainly under programming. We currently carry 5,305 of its stories.
Story provenance
Source · retrieval · rights · ranking — open for full record
inspect →
Story provenance
Attribution is not the same as permission. This drawer separates discovery metadata, excerpts, WeSearch-generated summaries, reuse status, and whether the publisher receives the visit. Nothing here claims a legal grant the publisher has not made.
Record
| Original publisher | IEEE Spectrum |
| Canonical URL | https://spectrum.ieee.org/3d-chips |
| Publication time | Fri, 29 May 2026 14:16:34 +0000 |
| Retrieval time | 2026-05-29T14:20:01.346Z |
| Last seen | 2026-05-29T14:20:01.346Z |
| Headline source | Publisher (no WeSearch rewrite) |
| Excerpt source | publisher body |
| Excerpt method | First ~120 words (~800 chars) of extracted publisher body, fair-use limited. |
| Summary | WeSearch · cerebras-chat (WeSearch summarizer) |
| Summary source text | contentText |
| Citation coverage | Summary is a WeSearch-generated derivative; primary citation is the original publisher URL. |
| Cluster | Oi13gSPd8Fyv |
| Cluster logic | Grouped by semantic title/content similarity across sources within a rolling window. Same-publisher template collisions are excluded from coverage comparison. |
| Ranking reason | Story pages are not engagement-ranked. Hub feeds use recency, with optional source-diversified chronological ordering (cap consecutive stories per source). No personalized ranking. |
| Publisher visit | Yes — open original |
| Substitutes article? | No — link-out required for full text |
Rights status (four layers)
WeSearch handling by dimension
| Indexing | May the item be indexed (stored, ranked, made findable)? | Allowed |
| Snippet | May a short excerpt of the publisher's text be shown? | Allowed |
| AI summary | May WeSearch generate its own short summary of the article? | Limited |
| Retrieval / RAG | May the content be exposed for third-party retrieval-augmented generation? | Not asserted |
| Model training | May the content be used to train AI models? | Not asserted |
| Commercial reuse | May the content be reused commercially? | Not permitted |
Basis: Derived from the published RSS/Atom feed. Contact: [email protected]. Reviewed: 2026-07-24.
Opening excerpt (first ~120 words) tap to expand
SemiconductorsNewsComputing Junctionless Transistors Show a New Path to 3D Chips Roll-on nanoscale membranes make circuits that stretch across three layers of siliconCharles Q. Choi27 May 20265 min readCharles Q. Choi is a contributing editor for IEEE Spectrum.Hyunjun Nam [left] and Yung Man Yu, in the lab of Qing Cao at the University of Illinois Urbana-Champaign, reflect on their work. Fred Zwicky {"customDimensions": {"5":"Charles Q. Choi","11":2676931596,"7":"3d-chips, junctionless-transistors, 3d-integration","10":"3d-chips","6":"semiconductors","8":"05/27/2026"}, "post": {"id": 2676931596, "providerId": 20, "sections": [497728257, 539621009, 544169523, 2267926519, 539617903, 2289611742, 2295022037, 2289605432], "authors": [21075163], "tags": ["3d-chips", "junctionless-transistors",…
Excerpt limited to ~120 words for fair-use compliance. The full article is at IEEE Spectrum.
Discussion
0 commentsMore from IEEE Spectrum
