Veryl Simulator: Performance Comparison with Verilator
The Veryl simulator has been compared to Verilator, revealing performance advantages in both first-run and cached scenarios. Veryl's Cranelift backend allows for quicker initial execution, while its GCC backend optimizes performance during longer simulations. Future developments will expand benchmarking across different CPU architectures and designs.
- ▪The Veryl simulator combines Cranelift and GCC backends for optimized performance.
- ▪In first-run tests, Veryl outperformed Verilator by 33% to 61% across different machines.
- ▪On cached runs, Veryl remained faster than Verilator, especially on older CPU architectures.
Opening excerpt (first ~120 words) tap to expand
Approach Benchmark Observations What's next Veryl Simulator: Performance Comparison with Verilator 2026-05-26 We have been working on a native Veryl simulator built on the new IR-based analyzer introduced earlier this year. This post shares early performance numbers comparing it against Verilator, the de facto standard open source SystemVerilog simulator. Approach The Veryl simulator combines two execution backends: A Cranelift-based backend that trades optimization quality for compile speed, so the first run starts with little upfront cost. A GCC-based backend that runs in the background to produce a more heavily optimized binary. Once the optimized binary is ready, the running simulation switches over to it dynamically.
…
Excerpt limited to ~120 words for fair-use compliance. The full article is at Veryl-lang.
Discussion
0 commentsMore from Veryl-lang
